Signature

11/30/00	Ī	C952 U.S.
_	=	OLd

Please type a plus sign (+) inside this box

PTO/SB/05 (11-00)

November 28, 2000

Date

Approved for use through 10-31-2002. OMB 0651-0032

Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

UTILITY PATENT APPLICATION TRANSMITTAL

X-805-9 US Attornev Docket No. Stephen M. Trimberger First Inventor Programmable Logic Device with Decryption and Structure for Title Preventing Design Relocation

(Only for new nonprovisional applications under 37 CFR 1.53(b)) Express Mail Label No. EL539650703US Commissioner for Patents APPLICATION ELEMENTS ADDRESS TO: **Box Patent Application** See MPEP chapter 600 concerning utility patent application contents. Washington, DC 20231 CD-ROM or CD-R in duplicate, large table or Fee Transmittal Form (e.g., PTO/SB/17) (Submit an original, and a duplicate for fee processing) Computer Program (Appendix) 7. Nucleotide and/or Amino Acid Sequence Submission 40 Total Pages Specification (if applicable, all necessary) (preferred arrangement set forth below)
- Descriptive title of the Invention Computer Readable Copy Cross References to Related Applications Specifiation Sequence Listing on: b. - Statement Regarding Fed sponsored R & D CD-ROM or CD-R (2 copies); or - Reference to sequenct listing, a table, or a computer program listing appendix paper Statements verifying identity of above copies Background of the Invention C. - Brief Summary of the Invention ACCOMPANYING APPLICATION PARTS - Brief Description of the Drawings (if filed) - Detailed Description Assignment Papers (cover sheet & document(s)) 8. - Claim(s) - Abstract of the Disclosure 37 CFR 3.73(b) Statement 9. Power of Attorney (when there is an assignee) Drawing(s) (35 USC 113) Total Sheets 16 3. **X** English Translation Document (if applicable) 10. Copies of IDS 4. Oath or Declaration Total Pages Information Disclosure 2 Statement (IDS)/PTO-1449 Citations Newly executed (original or copy) Preliminary Amendment 12. Copy from a prior application (37 CFR §1.63(d)) (for continuation/divisional with Box 16 completed) Return Receipt Postcard (MPEP 503) 13. (Should be specifically itemized) Certified Copy of Priority Document(s) (if foreign priority is claimed) **DELETION OF INVENTOR(S)** Signed statement attached deleting Request and Certification under 35 U.S.C 122 inventor(s) named in the prior application, 15. (b)(2)(B). Applicant must attach form PTO/SB/35 see 37 CFR 1.63(d)(2) and 1 33(b) or its equivalent. Aplication Data Sheet. See 37 CFR 1.76 16. Other: 17. If a CONTINUING APPLICATION, check appropriate box and supply the requisite information below and in a preliminary amendment:, or in an Application Data Sheet under 37 CFR 1.76: of prior application No: Continuation-in-part (CIP) Divisional Continuation Group / Art Unit: Prior application information: Examiner For CONTINUATION or DIVISIONAL APPS only: The entire disclosure of the prior application, from which an oath or declaration is supplied under Box 4b, is considered a part of the disclosure of the accompanying continuation or divisional application and is hereby incorporated by reference. The incorporation can only be relied upon when a portion has been inadvertently omitted from the submitted application parts. 18. CORRESPONDENCE ADDRESS *24309* Correspondence address below X Customer Number or Bar Code Label (Insert Customer No. or Attach bar code label here) Keith A. Chanroo Attn: Name Address Zip Code State City 408-377-6137 Fax 408-879-7710 Telephone Country 36,480 Keith A. Chanroo Registration No. (Attorney/Agent) Name (Print/Type)

Burden Hour Statement: This form is estimated to take 0.2 hours to complete Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO. Assistant Commissioner for Patents, Box Patent Application, Washington, DC 20231.

PTO/SB/17 (11-00)
Approved for use through 10/31/2002, OMB 0651-0032
Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE to a collection of information unless it displays a valid OMB control number.

FEE TRANSMITTAL for FY 2001

Patent fees are subject to annual revision

(\$) 750.00 TOTAL AMOUNT OF PAYMENT

Complete if Known			
Application Number	Unknown	PTO	
Filing Date	November 28, 2000		
First Named Inventor	Stephen M. Trimberger	v.	
Examiner Name	Unknown	-50	
Group /Art Unit	Unknown	200	
Attorney Docket No.	X-805-9 US	8	

METHOD OF PAYMENT	FEE CALCULATION (continued)			
The Commissioner is hereby authorized to charge indicated fees and credit any over payments to:	3. ADDI Large Entit Fee Fee		EES	
Deposit Account 24-0040	Code	(\$)	Fee Description	Fee Paid
Number	105	130	Surcharge - late filing fee or oath	
Deposit Account Name XILINX, INC.	127	50	Surcharge - late provisional filing fee or cover sheet.	
Charge Any Additional Fee Required	147	2,520	For filing a request for reexamination	
Under 37 CFR §§ 1 16 and 1 17	112	920*	Requesting publication of SIR prior to Examiner action	
2 Payment Enclosed: Check Money Order Other	113	1,840*	Requesting publication of SIR after Examiner action	
FEE CALCULATION	115	110	Extension for reply within first month	
1. BASIC FILING FEE		390	Extension for reply within second month	
	117	890	Extension for reply within third month	
Large Entity Fee Fee Fee Description Fee Paid	118	1,390	Extension for reply within fourth month	
Code (\$)	128	1,890	Extension for reply within fifth month	
101 710 Utility filing fee \$710	119	310	Notice of Appeal	
106 320 Design filling fee	120	310	Filing a brief in support of an appeal	
107 490 Plant filing fee 108 710 Reissue filing fee	121	270	Request for oral hearing	
114 150 Provisional filing fee	138	1,510	Petition to institute a public use proceeding	
	140	110	Petition to revive - unavoidable	
SUBTOTAL (1) (\$) 710.00		1,240	Petition to revive - unintentional	
2. EXTRA CLAIM FEES Fee from Extra below Fee Paid	142	1,240	Utility issue fee (or reissue)	
Total Claims 10 -20** = -10 X = \$0	122	130	Petitions to the Commissioner	
Indep Claims $01 - 3^{**} = -2 \times = 50$	123	50	Petitions related to provisional applications	
Multiple Dependent X =	126	240	Submission of Information Disclosure Stmt	
Large Entity Fee Fee Fee Description	581	40	Recording each patent assignment per property (times number of properties)	\$40
Code (\$)	146	710	Filing a submission after final rejection (37 CFR 1.129(a))	
103 18 Claims in excess of 20 102 80 Independent claims in excess of 3 104 270 Multiple dependent claim, if not paid	149	710	For each additional invention to be examined (37 CFR 1.129(b))	
109 80 **Reissue independent claims over original patent	179	710	Request for Continued Examination (RCE)	
110 18 **Reissue claims in excess of 20		Other fee (specify)		
and over original patent		s (specify)		
SUBTOTAL (2) (\$) 0.00 "or number previously paid, if greater, For Reissues, see above	*Reduce	ed by Basi	c Filing Fee Paid SUBTOTAL (3) (\$)	40.00

SUBMITTED BY			Complete ((if applicable)
Name (Print/Type) Keith A. Chanroo	Registration No. (Attorney/Agent)	36,480	Telephone	408-879-7710
Signature			Date	11-28-2000

WARNAS: Information on this form may become public. Credit card information should not be included on this form. Provide credit card information and authorization on PTO-2038.

Burden Hour Statement: This form is estimated to take 0.2 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO. Assistant Commissioner for Patents, Washington, DC 20231.



1	PROGRAMMABLE LOGIC DEVICE WITH DECRYPTION AND
2	STRUCTURE FOR PREVENTING DESIGN RELOCATION
3	
4	Stephen M. Trimberger
5	Raymond C. Pang
6	Walter N. Sze
7	Jennifer Wong
8	

FIELD OF THE INVENTION

The invention relates to PLDs, more particularly to protection of designs loaded into a PLD through a bitstream.

BACKGROUND OF THE INVENTION

A PLD (programmable logic device) is an integrated circuit structure that performs digital logic functions selected by a designer. PLDs include logic blocks and interconnect lines and typically both the logic blocks and interconnections are programmable. One common type of PLD is an FPGA (field programmable logic device), in which the logic blocks typically include lookup tables and flip flops, and can typically generate and store any function of their input signals. Another type is the CPLD (complex programmable logic device) in which the logic blocks perform the AND function and the OR function and the selection of input signals is programmable.

Problem with storing bitstream external to PLD

Designs implemented in PLDs have become complex, and it often takes months to complete and debug a design to be implemented in a PLD. When the design is going into a system of which the PLD is a part and is to be sold for profit, the designer does not want the result of this design effort to be copied by someone else. The designer often wants to keep the design a trade secret. Many PLDs, particularly FPGAs, use volatile configuration memory that must be loaded from an external device such as a PROM every time the PLD is powered up. Since configuration data is stored external to the PLD and must be transmitted through

21

29

30

a configuration access port, the privacy of the design can easily be violated by an

attacker who monitors the data on the configuration access port, e.g. by putting 2

probes on board traces. 3

5

Current solutions and their disadvantages

protected from unauthorized discovery.

Efforts have been made to encrypt designs, but it is difficult to make the 6 design both secure from attackers and easy to use by legitimate users. The 7 encryption algorithm is not a problem. Several encryption algorithms, for 8 example, the standard Data Encryption Standard (DES) and the more secure 9 Advanced Encryption Standard (AES) algorithm, are known for encrypting blocks 10 of data. The process of cipher block chaining (CBC), in which an unencrypted 11 data word is XORed with the next encrypted data word before decryption allows 12 the DES or AES to encrypt a serial stream of data and these are therefore 13 appropriate for encrypting a bitstream for configuring a PLD. A key used for 14 encrypting the design must somehow be communicated in a secure way between 15 the PLD and the structure that decrypts the design, so the design can be decrypted 16 by the PLD before being used to configure the PLD. Then, once the PLD has been 17 configured using the unencrypted design, the design must continue to be 18

A November 24, 1997 publication by Peter Alfke of Xilinx, Inc. entitled 20 "Configuration Issues: Power-up, Volatility, Security, Battery Back-up" describes several steps that can be taken to protect a design in an existing FPGA device 22 having no particular architectural features within the FPGA to protect the design. 23 Loading design configuration data into the FPGA and then removing the source of 24 the configuration data but using a battery to maintain continuous power to the 25 FPGA while holding the FPGA in a standby non-operational mode is one method. 26 However, power requirements on the battery make this method impractical for 27 large FPGA devices. 28

loaded at the factory before the device is sold, it is difficult for a purchaser of the

Nonvolatile configuration memory is another possibility. If the design is

For additional security, rather than using nonvolatile memory to preserve 1 keys, the invention preferably uses a battery connected to the PLD to preserve the 2 key when power is removed from the PLD. Whereas it is possible to remove a 3 PLD storing keys in nonvolatile memory, decap the PLD and observe which of the 4 nonvolatile bits are programmed to logic 1 and which are programmed to logic 0, 5 it is believed that it is very difficult to determine the contents of keys stored only 6 in static memory cells since power must be maintained to the memory cells storing 7 the keys in order for the keys to even be stored, and the PLD would have to be 8 decapped, delayered, and probed while operating power is continuous to the 9 PLD. 10

11

12

13

14

15

16

17

18

19

20

21

22

23

24

25

26

27

28

29

30

Ways an attacker can steal a design once loaded into a PLD

If a key does not offer sufficient security, an attacker may break the encryption code and determine the value of the key. The well-known Data Encryption Standard DES used a 56-bit encryption key, and has been broken in a few hours by a sophisticated computer to reveal the key. DES is described by Bruce Schneier in "Applied Cryptography Second Edition: protocols, algorithms, and source code in C" copyright 1996 by Bruce Schneier, published by John Wiley & Sons, Inc., at pages 265-278. If it is desirable to use such a well known encryption standard, then in order to increase security, the configuration data may be encrypted several times using different keys each time, thus strengthening the encryption code by about 2⁵⁶ each time the encryption is repeated. Or it may be encrypted using a first key, decrypted using a second key, and encrypted using a third key, a combination that is part of the triple DES standard. Other encryption algorithms may also be used, and it is not necessary to keep the algorithm secret since the security resides in the key. When the encryption method is symmetrical, the same keys used for encryption are stored in the PLD and used in reverse order for decryption.

In a PLD offering multiple keys, if the number of keys to be used and the addresses of all keys were provided in an unencrypted bitstream, an attacker

13

14

15

16

17

18

19

20

21

22

23

24

25

26

27

28

29

30

- 1 might be able to attack the keys one at a time and more easily determine the key
- values. To avoid such attack, additional security is achieved by storing within the
- 3 keys, not the bitstream, an indication of how many keys are to be used and
- 4 whether a key is the last key of a set or whether more are to follow.
- If the PLD offers the option of reading back the bitstream after it has been
- 6 loaded into the PLD, another method that can be used by an attacker is to read
- 7 back this bitstream. To avoid this method of attacking the design, in one
- 8 embodiment, a PLD that offers readback and also offers encryption includes the
- 9 ability to disable the readback feature when encryption has been used. In another
- 10 embodiment, the PLD that offers the ability to read back encrypts the
- 11 configuration data before it is read back.

specified, but the addresses are encrypted.

Additionally, some PLDs offer the option of partial configuration (where several configuration addresses are specified for loading several portions of a design) and partial reconfiguration (where an existing design is not erased before new design data are loaded). If the PLD offers these options, an attacker could partially reconfigure a PLD to make successive portions of the design visible, and probably learn the whole design. To avoid such an attack, in one embodiment, partial configuration and reconfiguration of PLDs loaded with encrypted designs are disallowed. In another embodiment, several configuration addresses can be

Yet another mode of attack is to try to flip a bit that indicates the security status of the PLD. Lowering or raising the operating voltage, changing the temperature, and applying noise to certain ports come to mind. To protect against such bit-flipping, when the PLD is operating with a secured bitstream, a securemode flag is set, and in one embodiment, if this flag becomes unset, all configuration data is erased. In another embodiment that doesn't allow for reconfiguration while the device is still operating, the configuration data is erased before any bitstream is sent.

Another mode of attack is to relocate portions of the encrypted bitstream so that when they are unencrypted they are placed into visible portions of the PLD

18

19

21

29

30

- 1 not intended by the designer. To prevent this relocation, address information is
- 2 used in the encryption and decryption processes so that sending a portion of an
- 3 encrypted bitstream to a different PLD location from that intended by the designer
- 4 will cause it to decrypt differently into data with no meaning. Cipher block
- 5 chaining (CBC) is one effective means of achieving this result. In cipher block
- 6 chaining, the decrypted data packet (block) is combined using the XOR function
- 7 with the next data block before the next block is decrypted, thus the encrypted
- 8 data for each data block depends on every block that preceded it and on the order
- 9 of those blocks. Identical blocks of data will encrypt to different values depending
- on the value of the data blocks that preceded them. This way, if the order of the
- 11 blocks is changed, the bitstream will not decrypt correctly because the place where
- the encrypted bitstream is rearranged will scramble subsequent data. Further, the
- initial CBC value can be modified to incorporate the address of the data to force
- the decrypted data to be placed at a specific location in order to decrypt correctly.

15 Alternatively, if the PLD allowed part of a design to be encrypted and part to

be unencrypted, the attacker could add an unencrypted portion to the encrypted

portion that would read out information about the encrypted portion of the

design. Thus, additional security is achieved by permitting the design to be totally

encrypted or totally unencrypted, but not to be mixed. Further to this, in one

20 embodiment, when data are being encrypted, additional security is provided by

allowing only a single full-chip configuration following a single starting address

22 for the configuration data.

Further, in order to allow convenient testing and debugging and to allow the

PLD manufacturer to communicate freely with its customers (the designers who

25 produce the designs for configuring the PLD), the PLD has both encrypted and

unencrypted modes of operating, and when operating in the encrypted mode,

27 parts of the configuration bitstream that control loading of the configuration data

28 into the PLD are still not encrypted.

As another mode of attack, if the PLD manufacturer gives information freely about the configuration bitstream format, including header information and

- addresses for loading configuration data, and gives information about the
- 2 encryption method used, encrypting this well known information would expose
- 3 the encryption key to possible discovery. Such exposure is avoided by encrypting
- 4 only the actual configuration data and leaving control information unencrypted.
- If the PLD manufacturer allows the key memory to be used in both secure
- 6 and non-secure modes, an attacker could simply learn the keys by placing the key
- 7 memory into non-secure mode and reading out the keys. To avoid such attack,
- 8 the PLD manufacturer includes a circuit that causes all keys plus any
- 9 configuration data loaded into the PLD to be erased when the key memory is
- 10 moved to non-secure mode.

12

BRIEF DESCRIPTION OF THE DRAWINGS

- Fig. 1 shows functional relationships in a prior art FPGA.
- Fig. 2a, 2b, 2c, and 2d show bitstream format and commands that can be
- included in a prior art bitstream.
- Fig. 3 shows functional relationships in an FPGA according to one
- 17 embodiment of the present invention.
- Fig. 4a, 4b, 4c, and 4d show bitstream format and commands that can be
- 19 included in a bitstream of the present invention.
- Fig. 5a and 5b show example unencrypted and encrypted bitstreams.
- Fig. 6 shows configuration logic 29 and the lines in bus 27 and bus 28 leading
- 22 to decryptor 24.
- Fig. 7a shows the modified starting value for outer cipher block chaining
- 24 with triple encryption used in one embodiment of the invention.
- 25 Fig. 7b shows the corresponding starting value and decryption process used
- with Fig. 7a.
- Fig. 8 shows flow of the operations for processing a bitsteam.
- Fig. 9 shows a state machine implemented by decryptor 24 to evaluate key
- 29 order.
- Fig. 10a shows the structure of key memory 23 of Fig. 3.

- Fig. 10b shows the structure of the memory cells of Fig. 10a.
- Fig. 11 shows the steps performed by control logic 23a of Fig. 10a to erase
- 3 keys when made non-secure.
- Fig. 12 shows in more detail the battery supply switch of Fig. 10a.
- Figs. 13 and 14 show the level shift circuit and voltage detection circuit of the
- 6 battery supply switch of Fig. 12.
- Fig. 15 shows a state machine for erasing a design when a secure mode is
- 8 exited.
- Fig. 16 shows a block diagram of elements for loading configuration memory
- and reading back configuration, including lines disabled when encryption is
- 11 present.

16

17

18

13 DETAILED DESCRIPTION

Fig. 1 shows a prior art structure for an FPGA 10. The FPGA includes

programmable logic 11, typically comprising (1) logic blocks with lookup table

combinatorial logic function generators, flip flops for storing lookup table outputs

and other values, and multiplexers and logic gates for enhancing the logic ability

of the programmable logic (2) routing lines and programmable interconnection

19 points for routing signals around the FPGA, and (3) input/output blocks for

20 driving signals between the routing lines and the external pins of the FPGA.

The FPGA also includes configuration memory 12 for turning on routing

transistors, controlling multiplexers, storing lookup tables and controlling the

input/output blocks, all of this for the purpose of configuring the FPGA to

24 perform the function desired by the designer(s). Bus 16 connects configuration

25 memory 12 to programmable logic 11 and is typically a distributed set of control

26 lines located throughout the FPGA. Some Xilinx products (e.g. XC6200) have

27 included a bus 17 by which programmable logic 11 causes configuration logic 14

28 to send programming information to configuration memory 12. Such a structure

29 is described by Kean in U.S. Patent 5,705,938.

19

20

21

22

23

24

25

26

27

28

29

30

FPGA 10 further includes a JTAG logic block 13 for interfacing with JTAG port 20, especially intended for testing of the board in which the FPGA will be placed. JTAG logic block 13 implements the IEEE standard 1532, which is a superset of the IEEE standard 1149.1. JTAG allows debugging of a design at the board level.

Finally FPGA 10 includes configuration logic 14 for responding to a

7 configuration bitstream from external source 15 on configuration access port 8 21and for interfacing with JTAG logic block 13. The bitstream on configuration access port 21 is treated as words, in one embodiment 32-bit words. Several of the 9 words, usually at or near the beginning of the bitstream, are used for setting up 10 the configuration process and include, for example, length of a configuration 11 memory frame, and starting address for the configuration data. Bus 19 allows 12 communication between configuration logic 14 and JTAG logic block 13 so that the 13 JTAG port can be used as another configuration access port. Bus 18 allows 14 15 communication between configuration logic block 14 and configuration memory 12. In particular, it carries addresses to select configuration frames in memory 12, 16 control signals to perform write and read operations, and data for loading into 17 configuration memory 12 or reading back from configuration memory 12. 18

Configuration Logic block 14 receives instructions and data, and processes the data according to the instructions. These instructions come into configuration logic 14 as a bitstream. An instruction, or header, is usually followed by data to be acted upon. Fig. 2a shows an example bitstream structure. Header A specifies an action and specifies that a single word, Data A, will follow. Header B specifies an action and in this case specifies that 4 words of data will follow to be acted upon.

Fig. 2b shows the default format (format type 001) for a 32-bit header word in the bitstream used in the Virtex(R) devices available from Xilinx, Inc. (Virtex is a registered trademark of Xilinx, Inc., assignee of the present invention). This format includes three bits to indicate the format type (001), two bits to specify an op code, 16 bits for a configuration logic register address, and 11 bits for a word

- count. The op code can designate a read operation, a write operation, or no
- 2 operation. For example, 00 can designate no operation, 01 can designate read and
- 3 10 can designate write. The 11 bits for word count can specify 2¹¹ words or 2048
- 4 words. As shown in Fig. 2c, if the word count is greater than this, the word count
- 5 bits in format type 001 are set to 00000000000 and the header of format type 001 is
- 6 followed by a header of format type 2. Format type 2 uses 27 bits to specify word
- 7 count, and can thus specify 2^{27} words or 2.68 million words.
- Fig. 2d shows the kinds of control information that can be loaded into the
- 9 registers of Configuration Logic 14 by headers for a Virtex bitstream. For
- example, a header (of format 001) having the configuration logic register address
- 11 0000 specifies that the next 32-bit data word should be loaded into the cyclic
- 12 redundancy check (CRC) register. (Virtex devices use a 16-bit cyclic redundancy
- check value so some bits will be padded with 0's.) If the header includes an
- address 0001, the next data will be loaded into the Frame Address register in order
- to specify a frame (column) in configuration memory 12 to receive or provide
- 16 data.
- The Configuration Logic Register address (16 bits) shown in Fig. 2b provides
- the 4-bit values shown in the left column of Fig. 2d that select one of the registers
- in configuration logic 14 (Fig. 1) into which to place the next 32-bit data word. The
- 20 Frame Length register (address 1011) specifies the length of the frame into which
- 21 the configuration data will be loaded. (Frame length, or column height, depends
- upon the size of the PLD. Larger PLDs usually have taller columns or longer
- 23 frames. Specifying the frame length in the bitstream and storing the frame length
- in a register rather than providing a different structure in the PLD for placing the
- 25 data words into frames allows the internal configuration logic to be identical for
- 26 PLDs of different sizes.)
- 27 For readback, a read command is placed in the op code field and the Frame
- Data Output register is addressed, followed by a Word Count (using Command
- 29 Header Format 2 if necessary). The specified number of words is read back from
- configuration memory 12, starting at the address specified in the Frame Address

- register, and shifted out on either configuration access port 21 or JTAG port 20.
- 2 (Readback data is returned to the port that issued the readback instruction).
- 3 Specifying a word count in a bitstream header or pair of headers (Figs. 2b
- 4 and 2c) sets a counter that counts down as the data words are loaded. For many
- 5 configuration logic register addresses the word count is 1. But if the bitstream
- 6 header has a configuration logic address of 0010 or 0011 to indicate configuration
- 7 data are being loaded in or read back, the word count will be much larger. This is
- 8 when header format 2 of Fig. 2c is used. Data loaded into configuration memory
- 9 12 through the frame data input register (address 0010) or read out through the
- frame data output register (address 0011) is called the design data because it
- causes the FPGA to implement a design or shows the status of a design. The other
- register data are control data since they control how the configuration logic
- behaves while the logic is being configured or read back.
- Further detail about configuration of Virtex devices can be found in the
- 15 "Virtex Configuration Guide" published October 9, 2000 by Xilinx, Inc. (assignee
- of the present invention), 2100 Logic Drive, San Jose, CA 95124. This
- 17 configuration guide is incorporated herein by reference.
- 18 Configuration logic 14 typically performs a cyclic redundancy check on a
- 19 configuration bitstream coming in (see Erickson, U.S. Patent 5,321,704
- 20 incorporated herein by reference, or see pages 39 through 40 of the above
- 21 referenced Virtex Configuration Guide), reads header bits indicating the frame
- length of the part being configured and the word count of the configuration data,
- 23 reads address instructions identifying where to load configuration data, collects
- 24 frames of configuration data and loads them into columns of configuration
- 25 memory 12 indicated in the addresses. Configuration logic 14 also controls
- 26 readback of configuration data and flip flop values from configuration memory 12
- to an external location. In a Virtex FPGA available from Xilinx, Inc., readback can
- be done through either JTAG port 20 or through configuration access port 21.
- 29 Configuration logic 14 can also receive configuration data from
 - programmable logic 11. More information about prior art FPGA structures in

- which part of the FPGA configures another part of the FPGA can be found in
- 2 Kean, U.S. Patent 5,705,938. More information about architectures of FPGAs
- 3 similar to the Virtex architecture can be found in Young et al., U.S. Patent
- 4 5,914,616. Both patents are incorporated herein by reference. The format of a
- 5 bitstream used with the Virtex product available from Xilinx, Inc., assignee of the
- 6 present invention, is described in an Application Note, XAPP138, entitled "Virtex
- 7 FPGA Series Configuration and Readback" available from Xilinx, Inc., 2100 Logic
- 8 Drive, San Jose, CA 95124 published Oct. 4, 2000.

10

11

12

13

14

15

16

17

18

19

20

21

22

23

24

25

26

27

28

29

user's design by this method.

PLD with Decryption

Fig. 3 shows a block diagram of an FPGA (a type of PLD) according to one embodiment of the present invention. Some elements are the same as shown in Fig. 1, are given the same reference numbers, and not explained again. In addition, Fig. 3 includes an expanded configuration logic unit 29, a decryptor 24 and a key memory 23. Fig. 3 shows an embodiment in which key memory 23 is loaded on bus 25 from JTAG access port 20. In other embodiments, key memory 23 is loaded through another port. Bus 25 carries data, addresses, and control signals to perform write and read operations and allows programming of the decryption keys from JTAG port 20. In one embodiment, bus 26 allows programming of the keys from the configuration port. In another embodiment, bus 26 is eliminated. In yet another embodiment, bus 26 is present and bus 25 is eliminated. In an embodiment described further herein, bus 26 carries security data from key memory 23 to configuration logic 29. In one embodiment, bus 27 carries encrypted configuration data from configuration logic 29 to decryptor 24 and carries decrypted configuration data back to configuration logic 29. Bus 28 allows decryptor 24 to access the keys for decrypting data. When the structure of Fig. 3 is being loaded with encrypted data, an attacker who monitors the bitstream

as it is being loaded receives only the encrypted bitstream and can not learn the

Partially Encrypted Bitstream

According to another aspect of the invention, the bitstream comprises two 2 portions, a data portion representing the user's design that can be encrypted or 3 not, and a control portion controlling loading of the bitstream (for example giving addresses of columns in the PLD into which successive portions of the bitstream 5 are to be loaded, providing a cyclic redundancy check (CRC) code for checking 6 reliability of the loading operation, and a starter number for cipher block chaining 7 (CBC), a technique that prevents a "dictionary attack" where the decrypted data 8 can be deduced from the frequency of occurrence of the encrypted data). In a 9 preferred embodiment of the invention, the data portion may be encrypted but the 10 control portion is unencrypted. This provides additional security because the PLD 11 manufacturer needs to describe freely the control features of the bitstream, and if 12 this relatively well known control information were encrypted, an attacker might 13 be able to decrypt this information and use this information to decrypt the entire 14 bitstream. Further, keeping the control portion of the bitstream unencrypted 15 makes it easier for the PLD to use the information. 16

In another embodiment, used when the order of addresses in which configuration data is loaded may be useful to an attacker in analyzing the design, the address of the configuration data is also encrypted, but other control information in the configuration bitstream remains unencrypted.

21

22

23

24

25

26

27

28

29

30

17

18

19

20

Bitstream Format

Figs. 4a-4d illustrate differences in bitstream format and registers of configuration logic 29 in comparison to the format and registers of configuration logic 14 of the prior art product shown in Figs. 2a-2d. As shown in Fig. 4a, the bitstream still includes header words followed by data words. In a typical configuration, several control data words will be loaded into registers before encrypted configuration data begins. Fig. 4a shows an example in which three header words Header A, Header B, and Header C are each followed by three unencrypted control data words Data A, Data B, and Data C. (In an actual

17

18

- 1 configuration, more than three control data words will likely be provided.) Next,
- 2 Header D specifies that encrypted configuration data will follow and is followed
- 3 by multiple words Data 1D, Data 2D, Data 3D, etc. of encrypted configuration
- 4 data. These words have been shaded in Fig. 4a to emphasize that this data is
- 5 encrypted.
- As shown in Figs. 4b and 4c, a fourth op code has been added. In addition to
- 7 the values 00 for no operation, 01 and 10 for read and write without decryption,
- 8 the new value 11 specifies that writing is to be with decryption. (It is not
- 9 important what code or what method is used to specify that decryption is to be
- used or even that it is specified through an op code. It is just important that
- optional encryption and decryption be allowed and indicated, so that designers
- can make use of this option. In the embodiment of Fig. 4d, two new configuration
- logic registers are added. Shown at addresses 1100 and 1101 are the register for
- 14 holding a cipher block chaining (CBC) starter value and the address for the initial
- 15 encryption key.

Optional Encryption

According to another aspect of the invention, a PLD can accept both

- 19 encrypted and unencrypted data portions of the bitstream. The control portion of
- the bitstream indicates whether the data portion of the bitstream is encrypted. If
- 21 the data portion of the bitstream is encrypted, it is diverted within the PLD to a
- 22 decryptor and after decryption is used to configure the PLD. If unencrypted, it is
- 23 not diverted, and is used directly to configure the PLD.
- There are some occasions for which it is preferable not to encrypt the
- 25 bitstream. Certain test activities used during debugging a design require reading
- 26 back the configuration information. It is more straight forward to diagnose a
- 27 configuration problem if an encryption step has not been performed (especially if
- 28 the designer is trying to determine whether encryption has anything to do with
- 29 the problem). Also, if several designers are writing code to be implemented in
- parts of the PLD and different parts of the PLD are to be configured at different

13

14

15

16

17

18

19

20

21

22

23

24

25

26

27

28

29

30

times, it may be necessary to make all portions of the bitstream visible, and to allow the PLD to be partly reconfigured.

Figs. 5a and 5b show example bitstream portions representing the same 3 design, first unencrypted and then encrypted, to illustrate the differences between 4 an unencrypted bitstream and an encrypted bitstream in one embodiment of the 5 invention. An actual bitstream includes the 0's and 1's at the right of the figures 6 and none of the text at the left. The text at the left is provided to explain the 7 meaning of the bits to the right. These bitstream portions use the commands 8 illustrated in Figs. 4b-4d. In order to emphasize the differences between the 9 unencrypted version of Fig. 5a and the encrypted version of Fig. 5b, the 10 differences are shown in bold. 11

Looking at Fig. 5a, after a dummy word (a constant high signal interpreted as all 1's) and a sync word with a specified pattern of 1's and 0's, the next word is of type 001 with an op code of 10, has an address of 00000000010000 and a word count of 0000000001. Thus this word addresses the command register CMD and specifies that one word will be written there. Fig. 5a has been annotated to the left of the bitstream to indicate that this word is Type 1 and indicates to write 1 word to CMD. The following word 111 is the data to be placed in command register CMD, and resets a CRC (cyclic redundancy check) register. (In a preferred embodiment, the PLD includes a circuit, not shown, such as described by Erickson in U.S. Patent 5,598,424 to calculate a CRC value from the bitstream as the bitstream is being loaded, and protects against glitches in the bitstream voltages that might cause incorrect bits to be loaded.) Next, a header word specifies that the format is again type 1 and it specifies to write 1 word to the frame length register FLR. The data word that follows, 11001, specifies the frame length (25 words). Similarly, several additional header and data words follow, including the header specifying the word to be written to the frame address register FAR. In this case, the following data word indicates data will start at address 0. Finally, after these registers have been loaded, a command comes to

write data to the frame data input register FDRI, and since quite a bit of data will

18

19

20

- be written, the word count is given as 0000000000 and a header of type 2 specifies
- 2 that 10530 words will be written to the FDRI register. This is the actual design
- data that causes the PLD to be configured. Thus the next 10530 words in the
- 4 bitstream are design data. Finally, to assure that data have been loaded correctly,
- 5 the CRC value calculated by the device that originated the configuration data is
- 6 loaded and compared to the CRC value that has been calculated by the PLD.
- 7 Additional commands and data are loaded in order to indicate that configuration
- 8 is complete and to move the PLD into operation mode.

9 Fig. 5b is similar to Fig. 5a, and differs only where the data and annotations

are shown in bold. In Fig. 5b, the data are encrypted, and additional commands

are used to provide the initial key address and to write two words (64 bits) to the

12 CBC (cipher block chaining) register. Next, a type 1 header includes the op code

13 11 and indicates that data will be decrypted before being written to frame data

input register FDRI. A type 2 header follows, again with the op code 11, giving

the instruction that 10530 words are to be decrypted and written to data input

register FDRI. The 10530 encrypted data words then follow. Then the CRC word

17 follows for confirming that the (encrypted) data were loaded correctly. Finally,

the additional commands and data are sent, and place the PLD into operation

mode if all is correct.

21 Decryption Process

- Fig. 6 shows how optional decryption is accomplished in one embodiment.
- 23 Fig. 6 shows the detail of configuration logic 29 and of buses 27 and 28 leading
- 24 into decryptor 24. Bus 27 includes the following:
- the 3-bit initial decryption key address "Init_key_addr" taken from register address 1101 (Fig. 4d) in configuration logic 29,
- the 64-bit modified cipher block chaining value "modCBC". This value is
- formed by replacing the lower order bits of the 64-bit CBC value
- taken from register address 1100 (Fig. 4d) in configuration logic 29
- with the 22-bit Frame Address value specified in Register 0001.

1	the 64 lines "Encrypted_data" for loading encrypted data, taken from the
2	bitstream,
3	•the 64 lines "Decrypted_data" for returning the decrypted data produced
4	by decryptor 24 to configuration logic 29,
5	•a line for the signal "Enc_data_rdy" that tells decryptor 24 that data is on
6	the "Encrypted_data_ lines and that decryptor 24 can start
7	decrypting,
8	a line for the signal "Dec_data_rdy" that tells configuration logic 29 that
9	decryption on a 64-bit word is complete and is available on the
10	"Decrypted_data" lines, and
11	a Bad_key_set line used by decryptor 24 to cause configuration logic 29 to
12	abort the configuration and set a status register accordingly when
13	the keys have not been used as specified, for example, by the bits in
14	key memory that designate whether the keys are to be first, middle,
15	or last of a set. In the embodiment shown in Fig. 4d, the status
16	register is at address 0111, and the Bad_key_set error is indicated by
17	storing a logic 1 in one of the bits.
18	Bus 28 is comprised of the following:
19	•3 lines for the key address, which is initially the key address provided
20	from bus 27, but which is updated each time a new key is used,
21	•56 lines for the decryption key, and
22	 2 lines for indicating whether the decryption key is the first, middle, last,
23	or only key to be used.
24	
25	Preventing Design Relocation
26	One potential attack on a design in an encrypted bitstream is to change the
27	frame address register (starting address) in the encrypted bitstream so that when
28	it is decrypted it is loaded into a portion of the FPGA visible when the FPGA is
29	being used. In some designs the content of the block RAM is visible. In all
30	designs the configuration of the input/output ports is visible and therefore the

27

28

29

30

configuration bits can be determined. Thus if successive portions of the design

were moved to visible portions of the FPGA, even though the FPGA did not 2

function properly, an attacker could in repeated relocation learn the contents of 3

the unencrypted bitstream. 4

To prevent design relocation, in one embodiment, an initial value used by 5 the cipher block chaining method used with the DES standard is modified. Figs. 6

7a and 7b show the encryption and decryption portions of a triple DES algorithm, 7

respectively, as modified according to the invention. The standard cipher block 8

chaining method starts the encryption process by XORing a starting number (can 9

be designer supplied or randomly generated) with the first word of data to be 10

encrypted. According to the invention, part of the random number is replaced by 11

address information, in the present example the 22-bit address of the first frame 12

into which data will be loaded in configuration memory 12. The starter CBC value, 13

a 64-bit number, has its least significant bits, labeled x, replaced by the frame 14

address, labeled y, to produce a modified 64-bit value that depends upon the 15

address into which data will be loaded. This modified CBC value is XORed with 16

the first word of configuration information Word1. Then the encryption 17

algorithm is used to produce the first encrypted word Encrypted Word1, which is 18

placed into the bitstream. Fig. 7a shows a triple encryption algorithm with outer 19

cipher block chaining, comprising an encryption step enc₁ using the first key, 20

followed by a decryption step dec, using the second key, followed by an 21

encryption step enc, using the third key. This first encrypted word Encrypted 22

Word1 is XORed with the second unencrypted word Word2 and the encryption 23

process is repeated to produce encrypted Word2. The XOR chaining continues 24

until all configuration data have been encrypted. 25

As shown in Fig. 7b, the PLD must perform the reverse process to derive the decrypted words. For the above encryption sequence, the decryption sequence would be decryption step dec₁ using key 3, then encryption step enc₂ using key 2, then decryption step dec₃ using key 1. Importantly, part of the initial value for

generating Decrypted Word1 is to use the same frame address for both encryption

and decryption. The PLD, not the bitstream, generates the modified CBC value

2 from the frame address stored in the frame address register, which is also used to

3 specify the frame of configuration memory 12 into which configuration data are to

4 be loaded. So if an attacker changes the frame address into which the data are to

5 be loaded, the modified CBC value changes accordingly, and the configuration

6 data are not correctly decrypted.

The XOR step produces the original data that was in the designer's bitstream before it was encrypted. Original Word1 = Decrypted Word1, for example. This decrypted configuration data is sent on bus 27 (Fig. 3) to configuration logic 29.

10

11

Configuration Logic 29

Configuration logic 29 includes the structures to support optional encryption 12 as well as the structures to prevent design relocation and a single key attack. As 13 shown in Fig. 6, configuration logic 29 includes a holding register 292, control 14 logic 291, configuration registers (FDRI, FAR, CRC, and init CBC are shown), 15 decryptor 24 interface multiplexers 294 and 295, 64-bit assembly register 297, and 16 registers 298 and 299 (for interfacing with configuration access port 21). A 64-bit 17 shift register 299 receives data from configuration access port 21, which can be a 18 single pin for 1-bit wide data or 8 pins for 8-bit wide data. This data is loaded into 19 64-bit shift register 299 until register 299 is full. Then these 64 bits are preferably 20 shifted in parallel into 64-bit transfer register 298. From there, multiplexer 296b 21 alternately selects right and left 32-bit words, and multiplexer 296a moves the data 22 32 bits at a time either into holding register 292 or alternately into High and Low 23 portions of assembly register 297 as controlled by control line M. When loading of 24 the bitstream begins, line M and a clock signal not shown cause multiplexers 296a 25 and 296b to move data from 64-bit transfer register 298 to holding register 292. 26 From there these words are applied to control logic 291. If the word is a header, 27 control logic 291 interprets the word. If the op code indicates the data to follow 28 are to be written unencrypted, control logic 291 places an address on bus G to 29 select a register, places a signal on line L to cause multiplexer 294 to connect bus B 30

14

15

16

17

18

19

20

21

23

24

25

26

27

28

30

to bus D, and applies the following word on bus B. On the next clock signal (clock

- 2 signals are not shown), the data on bus D are loaded into the addressed register.
- 3 All registers shown in Fig. 4d can be loaded this way. The init CBC register for
- 4 loading the initial cipher block chaining value is a 64-bit register and receives two
- 5 consecutive 32-bit words, as shown in Fig. 5b and discussed above.

A modified CBC value formed from (1) the original CBC value stored in the

7 init CBC register and (2) the initial frame address stored in the FAR register is

8 available to decryptor 24. In one embodiment, the initial frame address in the

9 FAR register uses no more than 32 bits while the init CBC value uses 64 bits. In

the embodiment of Fig. 6, the 64-bit bus providing the modified CBC value

includes 22 bits from the frame address register FAR and 42 bits from the init CBC

register. Important to the security provided by the present invention, note that

13 this value depends upon where configuration data will be loaded. If an attacker

were to try to load encrypted data into a different place by changing the contents

of the FAR register, the modCBC value fed to decryptor 24 would also change.

When the op code command to decrypt a number of words of configuration data is received by control logic 291, the decryption process begins. Control line M causes multiplexer 296a to apply data from transfer register 298 to bus A leading to assembly register 297. Control bus H alternately connects bus A to the

High[31:0] and Low[31:0] portions of encrypted data register 297 to form a 64-bit

word to be decrypted. Control logic 291 then asserts the Enc_data_rdy signal,

which causes decryptor 24 to decrypt the data in register 297.

To perform the decryption, decryptor 24 applies a key address KeyAddr on bus 28 to key memory 23 (Fig. 3). This causes key memory 23 to return the 56-bit key in that address on the 56-bit Key lines. It also causes key memory 23 to return two additional bits "Order" also stored in the key data at that address. For the first decryption key, these two bits must indicate that this is a first key or an only key. If not, decryptor 24 asserts the Bad_key_set signal, which causes control logic

29 29 to abort the configuration operation. If these two bits indicate the key is a first

or only key, decryptor 24 performs the decryption, using for example the well

- known DES algorithm (described by Schneier, ibid). If the key isn't an only key,
- decryptor 24 then gets the key at the next address in key memory 23, and checks
- 3 to see if the two Order bits indicate it is a middle or last key. If not, the
- 4 Bad_key_set signal is asserted and the configuration is aborted. If so, decryption
- 5 is performed. If it is a middle key, another round of decryption is done. If it is the
- 6 last key, decryptor 24 forms the XOR function of the decrypted word and the
- value modCBC. Decryptor 24 then places the resultant value on the 64-bit
- 8 Decrypted_data bus and asserts the Dec_data_rdy signal. This causes control logic
- 9 291 to place signals on control line K to cause multiplexer 295 to break the 64-bit
- word into two sequential 32-bit words. Control logic 291 places a signal on line L
- to cause multiplexer 294 to forward the 32-bit words of decrypted data to bus D.
- 12 Control logic 291 also places address signals on bus G to address frame data input
- 13 register FDRI. The next clock signal moves the decrypted data to bus E where it is
- loaded into the frame register and when the frame register is full, eventually
- shifted into configuration memory 12 at the address indicated in the FAR register.
- The modCBC value is used only once in the decryption operation.
- 17 Subsequent 64-bit words of encrypted data are decrypted and then chained using
- 18 the previously decrypted data for the XOR operation. (The value stored in the
- 19 FAR register is also used only once to select a frame address. Subsequently, the
- 20 frame address is simply incremented every time a frame is filled.)

22 Flow of Operations

21

- Fig. 8 indicates the flow of operations performed by configuration logic 29
- 24 and decryptor 24. Configuration logic 29 begins at step 70 by loading the bitstream
- 25 headers and placing the corresponding data into configuration logic registers
- shown in Fig. 4b, including determining bitstream length. At step 71, as a further
- 27 part of the start-up sequence, configuration logic 29 reads the first configuration
- 28 memory address. Recall that the bitstream format includes an op code that
- 29 indicates whether encryption is being used. Step 72 branches on the op code
- value. If encryption is not used, the process is shown on the left portion of Fig. 8.

11

12

13

14

15

16

17

18

19

20

21

22

23

24

25

26

27

28

29

30

1 If encryption is used, the process is shown in the right of Fig. 8. For no encryption,

2 at step 73, configuration logic 29 sets a counter equal to the bitstream word count

3 (see Fig. 4c). At step 74, 32 bits (1 word) of configuration data are sent to the

4 addressed frame of configuration memory 12. If step 75 indicates the counter is

5 not finished, then at step 76 the counter is decremented and the next 1 word of

6 configuration data are sent to configuration memory 12. When the counter has

7 finished, configuration logic 29 performs cleanup activities including reading the

8 final cyclic redundancy value to compare with a value at the end of the bitstream

to determine whether there were any errors in loading the bitstream.

If step 72 indicates the bitstream is encrypted, the counter is loaded with the word count, and at step 81 the process loads the initial key address from key address register 293 (Fig. 6) into decryptor 24.

At step 82, two words (64 bits) of encrypted configuration data are loaded into decryptor 24. At step 83 the addressed key is loaded into decryptor 24. In one embodiment, a 64-bit number is loaded into decryptor 24. This 64-bit number includes a 56-bit key, two bits that indicate whether it is the first, middle, last, or only key, and some other bits that may be unused, used for parity, or used for another purpose. In another embodiment, the 64-bit key data includes a single bit that indicates whether it is or is not the last key. In yet another embodiment, the 64-bit key data includes an address for the next key so the keys don't need to be used in sequential order. In another embodiment, extra bits are not present and the key data uses less than 64 bits. In yet another embodiment, the bitstream rather than the key indicates how many keys are to be used, but this is believed to be less secure because an attacker can see how many keys are used and perform a single key attack, breaking one key at a time, whereas using the keys to indicate how many keys are to be used does not give this information to an attacker.

At step 84, decryptor 24 decrypts the 64-bit data with the 56-bit key using, for example, the DES algorithm. The DES algorithm is described in the above-mentioned book by Bruce Schneier at pages 265 to 278. Other encryption algorithms may also be used, for example, the advanced encryption standard AES.

19

20

21

22

23

24

25

26

27

28

29

30

Other algorithms may require more key bits. For example AES requires a key of 128 to 256 bits.

Step 85 determines whether more keys are to be used. The two bits that indicate whether the key is first, middle, last, or only key are examined to determine whether this is the last key, and if not, the key address is incremented and decryptor 24 addresses the next key in memory 23.

After the last key has been used, at step 87, the modified CBC value shown in 7 Fig. 6 as a 64-bit value from combining registers FAR and init CBC is XORed with 8 the decrypted value obtained in step 87. In one embodiment, 22 bits of the 64-bit 9 random number loaded into the CBC register are replaced with the frame address 10 of the beginning of the bitstream. The goal of the encryption process is to have 11 every digit of the 64-bit encrypted value be a function of all previous bits plus the 12 key. The goal of combining the CBC value with the first address is to cause the 13 decrypted values to change if the bitstream is loaded into a different address from 14 the intended starting address. Step 87 achieves both goals. The new CBC value is 15 then stored. Storage may be in the FAR and init CBC registers shown in Fig. 6, or 16 in another register located in decryptor 24. 17

At step 88, this decrypted configuration data is sent on bus 27 (Fig. 3) to configuration logic 29. Configuration logic 29 calculates an updated cyclic redundancy check value to be compared with the cyclic redundancy value stored in the CRC register at the end of the loading process. If configuration logic 29 has been set to use encryption, a multiplexer in configuration logic 29 forwards this decrypted configuration data to the addressed column of configuration memory 12.

At step 89 the counter is checked and if not finished, at step 96 the counter is decremented and the process returns to step 82 where the next 64 bits (2 words) are loaded from the bitstream.

Finally, when step 89 indicates the counter is finished, at step 90, a CRC (cyclic redundancy check) value in the bitstream is compared with a CRC value calculated as the bitstream is loaded. If the values agree, configuration is complete

23

24

25

26

27

28

29

and the FPGA goes into operation. If the values do not agree, a loading error has

2 occurred and the entire configuration process is aborted.

3

4 Evaluating Key Order - Preventing Single Key Attack

Fig. 9 shows a state machine implemented by decryptor 24 to evaluate key 5 order. The state machine remains in state S1 until the Enc_data_ready signal is 6 activated. This signal indicates decryption can begin and moves to decision state 7 Q1 where decryptor 24 applies the address specified by the address Init_key_addr 8 on bus 27 to bus 28, reads back a key and a key order, and from the two bits of key 9 order data determines whether the key is a first or only key. If not, decryptor 24 10 sends the Bad_key_set signal to control logic 291 and causes configuration logic 29 11 to abort the configuration. If the address is first or only, decryptor 24 goes to state 12 S3, which decrypts the data. Then the state machine goes to decision state Q2, 13 which determines whether the key is last or only. If so, decryption is complete 14 and at state S4 decryptor 24 returns the decrypted data to configuration logic 29. 15 If not, in state S5, decryptor 24 increments the key address, and gets the new key. 16 The state machine asks question Q3 to determine whether the next key is a middle 17 or last key. If not, state S2 causes the configuration to abort. If the key is middle 18 or last, the state machine returns to state S3 to decrypt the data again. In another 19 embodiment, in state S4 decryptor 24 also performs the step of XORing the 20 decrypted data with a CBC value. 21

The benefit of storing the key order within the keys is that an attacker can not implement a single key attack because the attacker can not prevent decryptor 24 from using all the keys specified by key memory 23 (as intended by the designer) when performing decryption. It is not necessary to ask the second and third questions Q2 and Q3 to protect against an attacker using a single key attack, since the key order is stored within the key data inside the PLD. However, it is beneficial to the designer or board tester who loads the keys to ask all three questions to make sure that each key has been labeled correctly when it is loaded.

In one embodiment, decryptor 24 uses the triple DES standard with a
decryption-encryption-decryption sequence, alternating the algorithm (only
slightly) each time another key is used. Such a combination is in accordance with
the ANSI X9.52 1998 Triple DES standard. In another embodiment, decryption is
used each time.

6

7

19

20

21

22

23

24

25

26

27

28

29

30

Key Memory 23

The circuit shown in Fig. 10a includes three components: battery supply 8 switch 22, control logic 23a and key registers 23b. Control logic circuit 23a and 9 key registers 23b comprise key memory 23 of Fig. 3. In the embodiment of Fig. 10 10a, key registers 23b comprise six 64-bit words. Of course, other key memory 11 sizes may alternatively be used. In other embodiments, there may be far more 12 than six keys stored in key memory 23, and more than 3 bits needed to give the 13 address of the key to be used. The power supply for key registers 23b comes from 14 battery supply switch 22 on line VSWITCH. When key memory supply voltage 15 VCCI is insufficient or not present, battery supply switch 22 applies the battery 16 backup voltage VBATT to the VSWITCH line so that VSWITCH carries a positive 17 voltage. 18

In this embodiment each key register has 64 memory cells. Each cell receives a write enable signal WE, that when high causes data to be written to the cell and when low causes data in the cell to be held. Cells in one register have a common write enable signal WE. When the PLD supply voltage (different from VCCI) is absent such that the WE signals are not actively driven, weak pull-down transistors such as T1 pull down the WE signal so that none of the key memory registers can be addressed, and none of the memory cells are disturbed.

In one embodiment, the JTAG port of a PLD is used to load decryption keys into the PLD. The memory cell supply voltage is at the device voltage level of VCCI during normal operation, and in one embodiment this level is between 3.0 and 3.6 volts. Signals applied to the JTAG port may be several different voltages. Also, there may be several different internal voltages. Thus voltage translation is

- 1 needed. This voltage translation is performed in the memory cells. Detail of a
- 2 memory cell is shown in Fig. 10b. The latch comprising inverters I1 and I2 is
- 3 powered by VSWITCH and is thus powered whether or not a device supply
- 4 voltage VCCI is present. The WE signal and the inverted data signal data_b both
- operate at the 1.5 volt level. These signals drive NMOS transistors T4, T5, and T6,
- 6 and through inverter I3 (also using the 1.5 volt supply voltage) transistor T7. Fig.
- 7 10b shows that when WE is low, transistors T4 and T5 are off, and the content of
- the latch comprising inverters I1 and I2 is retained. When WE is high, one of
- 9 inverters I1 and I2 is pulled low, thus loading the new data into the latch.

Control logic circuit 23a receives signals from JTAG bus 25 (also shown in

- 11 Fig. 3). JTAG bus 25 includes control signals for writing, reading, setting the
- secure mode, and data and address buses. This interface conforms to the IEEE
- 13 1532 JTAG standard. Before key memory 23 can be accessed through JTAG bus
- 25, the security status (bus 26) is placed in non-secure mode, which can be done
- using the ISC_PROGRAM_SECURITY instruction (see Fig. 10a) and applying
- logic 1 to bit 0 of the key data bus. Key memory 23 is written to and read (for
- verification) from JTAG bus 25 using the ISC_PROGRAM and ISC_READ
- 18 instructions of the IEEE 1532 standard. Control logic 23a includes a decoder for
- decoding the 3-bit address signal ADDR from JTAG bus 25 to produce a low-
- 20 going pulse on the addressed one of write strobe lines ws_b[5:0] if the
- 21 ISC_PROGRAM instruction appears on JTAG bus 25, or a high signal on the
- 22 addressed one of read select lines rsel[5:0] if the ISC_READ instruction appears
- on JTAG bus 25. One of the six 64-bit words can be read by applying a high
- 24 signal to one of the six read select lines rsel[5:0], which causes read multiplexer
- 25 23d to place the selected word on the 64 output lines q[63:0]. Only one of the write
- 26 select lines or read select lines is selected at one time. When no read select signal
- 27 is asserted, a high park_low signal causes 64 transistors 23e to pull down the 64
- 28 lines q[63:0] and prevent these lines from floating.
- 29 If key memory 23 is operating in non-secure mode, the 64-bit words can be 30 read from key registers 23b to JTAG bus 25 where the values can be examined

- external to the FPGA. The FPGA can be tested in this non-secure mode by using
- 2 56 bits of a selected 64-bit word in registers 23b as the 56-bit key for DES
- decryption. In one embodiment, when key memory 23 is in non-secure mode,
- 4 readback of a user's design is possible even though the design has been encrypted
- 5 before loading. This allows the designer to test and debug even an encrypted
- 6 design. Communication of the key security status is through bus 26 (see also
- 7 Fig. 3).

13

14

15

29

After values have been written into key registers 23b and verified with a

9 read operation from bus 25, control logic 23a is placed into secure mode by using

the ISC_PROGRAM_SECURITY instruction and applying logic 0 to bit 0 of the 64-

bit key data bus which is part of the IEEE 1532 standard. In the secure mode, no

12 access to the keys is granted.

As shown in Fig. 11, to assure that an attacker can not return to the non-secure mode by using the ISC_PROGRAM_SECURITY instruction and then reading out the keys, if the security is eliminated (if the

16 ISC_PROGRAM_SECURITY signal moves to the non-secure logic level), a state

17 machine in control logic 23a erases all keys by writing zeros to all six words, one

word at a time. This is done by: in step 110 putting zeros on the wdata[63:0] bus

and at step 111 asserting the ws_b[0] signal (with a logic 0 value), then at steps

20 112-117 successively strobing the ws_b[0:0] through ws_b[5:0] signals one at a

21 time before changing the security status at step 118 and entering the non-secure

22 mode, and finally at step 119 releasing the wdata[63:0] logic 0 values. Thus, any

23 attempt to place battery backed up memory 23 into a non-secure mode causes all

values in key registers 23b to be erased.

To communicate whether key memory 23 is in secure mode, control logic 23a sends a secure mode signal on bus 26 (may be a single line) to configuration logic 27 29 to indicate that key memory 23 is operating in secure mode. If this signal 28 switches to non-secure mode, configuration logic 29 clears the design from

configuration memory 12. Note that an unencrypted bitstream may be loaded by

configuration logic 29 into configuration memory 12 even though keys are stored

2 in key registers 23b and key memory 23 is in a secure mode.

4 Loading the Keys, Multiple Encryption Keys

Decryption keys must be loaded into the PLD before the PLD is put into a secure mode where a user can not learn details of the design. In the embodiment shown in Fig. 3, the key or keys are loaded through a JTAG port 20.

As a feature of the invention, the encryption keys are loaded through this JTAG port 20. It is expected that JTAG programmers will load the encryption keys during board testing. When the RAM for storing keys is in a non-secure mode, the user has full access to it and can read out both the keys and the design, even if the design has been encrypted. This is useful for the designer while testing the keys and the use of the keys. Then once the designer is satisfied with the operation, he or she can send another instruction through the JTAG port and place the key memory into a secure mode. Once the key memory has been placed into secure mode, the keys can not be read out. Further, moving the key memory from secure to non-secure mode erases the keys by activating a circuit that starts up the memory initialization process. (Fig. 15, discussed below, shows a state machine for performing this function.)

According to one aspect of the invention, more than one key may be used to encrypt the design. For example, if three keys are to be used, the bitstream is first encrypted using the first key, then the resulting encrypted bitstream is again encrypted using the second key, then finally the resulting doubly encrypted bitstream is again encrypted using the third key. This triply encrypted bitstream is stored, for example in a PROM or flash memory on the printed circuit board that holds the PLD.

For decryption, these keys are used in succession (reverse order) to repeatedly decrypt the encrypted bitstream. Further to this, if more keys are stored in the PLD than are used for decrypting a particular design, the encrypted bitstream may include in an unencrypted portion an indication of how many keys

are to be used, and the address of the first key. Such an embodiment may make it

2 easier for an attacker to decrypt the bitstream because the attacker need only deal

3 with one key at a time. Alternatively, the keys themselves may indicate whether

4 they are the first, middle, last, or only keys. Thus the same PLD can at different

5 times be programmed to perform different functions (configured with different

6 designs), and information about the values of the different keys can be made

7 available to only one or some of the designers. Thus a first designer may not learn

8 about a second design even though both designs are implemented in the same

9 PLD (at different times).

Regarding Fig. 3, configuration logic 29 includes additional logic beyond configuration logic 14 of Fig. 1. As in the structure of Fig. 1, the bitstream on configuration access port 21 is treated as words, in one embodiment 32-bit words. Several of the words, usually at or near the beginning of the bitstream, contain header information, for example length of the bitstream, starting address for the configuration data. New to the bitstream of the present invention is an indication as to whether the bitstream is encrypted, and the address of a key for decrypting configuration data in the bitstream.

17 18

19

20

21

22

23

24

25

26

27

28

29

10

11

12

13

14

15

16

Battery Backed up Memory

Values stored in key memory 23 are preferably retained by a battery when power to the FPGA is removed.

Further, other memories than encryption keys can also be backed up using a battery supply switch such as switch 22. In particular, a PLD can be manufactured in which the VSWITCH voltage supply is routed to all flip flops in the PLD if the purpose is to preserve data generated by the PLD when the PLD is powered down. And if the purpose is to also preserve configuration of the PLD when the PLD is powered down, configuration memory 12 (Fig. 3) may alternatively be powered from VSWITCH, though such an embodiment requires

considerably more battery power than does powering just the flip flops in the

11

16

PLD, and powering flip flops in turn requires more battery power than does

2 powering a very small memory for storing a few encryption keys.

Fig. 12 shows a structure for battery supply switch 22. In this embodiment,

4 VBATT level shift circuit 31 allows the PLD to use different voltages for the

5 battery and main power supply. And of course the purpose of the circuit is to deal

6 with varying voltage levels. In one embodiment, battery supply switch 22 can

7 handle VCCI voltages up to 3.6 volts, and switches to battery power when VCCI

falls below about 1 volt. Battery voltage can be between 1.0 volts and 3.6 volts.

Battery supply switch 22 includes four output driving P-channel transistors

P0 through P3. Transistors P0 and P1 turn on and off together as do transistors P2

and P3. The circuit includes two transistors for each leg instead of one in order to

avoid any possibility that VCCI and VBATT will be connected together.

13 Transistor P0 includes a parasitic diode (the p-n junction between the drain and

substrate) that can conduct current upward in the figure even when the transistor

15 is off. To prevent such current flow, transistor P1 is added and has its substrate

connected to its drain so that parasitic diode conduction can only be downward.

17 A similar arrangement is made with transistors P2 and P3. Thus there is no

18 possibility that current will conduct from VBATT to VCCI or from VCCI to

19 VBATT. Inverters 33 and 34 are powered from the VSWITCH voltage, so they are

20 always operational even when VCCI is off. Transistor P4 is a resistor, always on,

21 and provides protection against electrostatic discharge. Most of the time, the

structures controlled through transistor P4 do not draw current, so there is usually

23 no voltage drop across transistor P4.

24 Fig. 13 shows one embodiment of VBATT level shift circuit 31. Output

voltage at terminal OUT is controlled by signals IN and INB. These signals are

26 generated by inverters 33 and 34, which derive their supply voltage from the

27 VSWITCH node. Therefore, if VSWITCH is supplied by VBATT, one of signals IN

28 and INB will be at voltage VBATT and the other will be at ground. However, if

29 VSWITCH is supplied by VCCI, one of IN and INB will be at the VCCI voltage

level. If IN is at VCCI and INB is at ground, transistor 45 will be on and transistor

15

17

46 will be off. The gate of P-channel transistor 43 will be low, and transistor 43

will be on, pulling the input of inverter 47 to VBATT. The output of transistor 48

3 will also be at VBATT. Returning to Fig. 12, a voltage level VBATT at the gate of

4 transistor P0 will positively turn off transistor P0.

5 Fig. 14 shows VCCI detect circuit 32. VCCI detect circuit 32 determines

6 when the voltage on line VSWITCH will be switched to the battery and back to

7 VCCI. This embodiment of circuit 32 is essentially a string of five inverter stages

8 I1 through I5. Controlling of the switching voltage occurs primarily at inverter

9 stage I1. Transistors 52 and 53 form a CMOS inverter. Power to this CMOS

inverter must flow through P-channel transistor 51, which doesn't turn on until

VCCI reaches the threshold voltage of transistor 51, typically 0.7-0.8 volts. If VCCI

is switching slowly, taking several milliseconds to reach full voltage, transistor 51

delays the activation of circuit I1. When transistor 51 turns on, the source (upper

14 terminal) of transistor 52 goes to VCCI. N-channel transistor 53 typically has a

threshold voltage of about 0.7-0.8 volts as well but is sized as a weak transistor

16 relative to transistor 52. In one embodiment, transistor 53 has a width/length

ratio of 1/18 whereas transistor 52 has a width/length ratio of 3/2. So transistor

18 53 pulls the input of inverter I2 low only until transistor 52 turns on. In one

19 embodiment, circuit I1 pulls the input of inverter stage I2 high when VCCI is at

20 about 1.0 volt. Thus the output of inverter 54 goes low. Inverter stage I3 is a

21 Schmitt trigger. The zero volt input to inverter stage I3 turns off transistors 56 and

22 57 and turns on transistor 55, pulling node N3 to VCCI and turning on transistor

23 58, which pulls up node N4, thus raising the voltage at which transistor 56 will

turn on, and preventing small variations in VCCI from switching the voltage at

25 node N3. Inverters 59 and 60 are optional and produce a sharper edge of the

output signals usebatt and usebattb that cause battery supply switch 22 of Fig. 12

27 to switch from VBATT to VCCI. Transistor 61, controlled by the VBATT' signal, is

28 a weak pull-down transistor and assures that the usebattb line is pulled low when

VCCI is not present and therefore not providing an output signal from inverter 60.

29

Key Not Available to Purchaser of a Product Containing the Configured PLD

In order to prevent an attacker from learning the design that has been used to configure the PLD, several additional steps may be taken.

According to another aspect, a key is loaded into the PLD before sale of a system incorporating the PLD, such that after sale of a system including the PLD, the design can be loaded into the PLD and used, but an attacker can not learn the value stored in the key (or keys). Thus the unencrypted design can not be read or copied. To achieve this security, several steps are taken.

9

10

11

12

13

14

15

16

17

18

19

1

2

3

4

5

6

7

8

Secure Mode Preservation (Tamper-proofing)

In one embodiment, there are two security flags in configuration logic 29 of the PLD. One indicates whether the decryption keys are secured, and the other indicates whether the design is a decrypted design and must be protected. If JTAG logic 13 (Fig. 3) selects secure mode with the ISC_PROGRAM_SECURITY instruction, a secure_key flag in control logic 23a (Fig. 10a) is set. If the bitstream loaded into the PLD has the indication that design data in the bitstream is encrypted, a secure_design flag in configuration logic 29 (not shown) is set. If either flag is later unset, the entire configuration memory is cleared, thereby removing the decrypted design. If the secure_key flag is reset (by an ISC_PROGRAM_SECURITY instruction), then the keys are also erased.

20 Fig. 15 shows a state machine for performing the design clearing function. 21 When the secure_design flag is set, the state machine enters state S1. This state 22 monitors a change from secure to non-secure mode of the secure_design flag. As 23 long as the secure-design mode continues, the state machine stays in state S1. 24 Once a change occurs, the state machine enters state S2 and the data shift registers 25 for shifting data into configuration memory 12 are reset, thereby placing zeroes on 26 all data lines for the configuration memory bits. Next, the state machine moves to 27 state S3 where the word line of the addressed frame is asserted. This results in the 28 zeros on the data shift register lines being written into the memory bits at the 29 addressed frame. If question Q1 indicates there are more frames to be addressed, 30

15

16

17

18

19

20

21

22

23

24

25

26

27

28

29

30

the state machine moves to state S4 where the frame address is advanced and the

2 state machine returns to state S3. When question Q1 indicates there are no more

3 frames to be addressed, the process is done and the configuration memory is

4 cleared.

It is also necessary to protect the keys from being accessed by an attacker.

6 Loading of the keys is performed before a system containing the design is made

7 available to an end customer. When designers are in the process of developing the

design, they may wish to operate the PLD in a non-secure mode for debugging. In

order to allow for this debugging operation and also to preserve security of the

10 keys, the key loading process begins in a non-secure mode by clearing all key

11 registers. A secure key flag must be kept in the non-secure mode while keys are

loaded and while the keys are read back for verification. The secure key flag may

13 also be kept in the non-secure mode while a configuration bitstream is loaded and

decrypted. But once the secure key flag is set, returning the secure key flag to the

non-secure mode clears all keys and also initiates operation of the state machine of

Fig. 15. So, not only are the keys cleared, but the configuration is also cleared.

Readback Attack and Readback Disabled

Some FPGAs allow a bitstream to be read back out of the FPGA so that a user may debug a design or may obtain state machine information from flip flops in the FPGA. Unless the design were re-encrypted for the read-back operation, the act of reading back the bitstream would expose the unencrypted bitstream to view.

Further security of the design is provided by disabling readback when an encrypted design is loaded into the FPGA. In one embodiment, readback is disabled only if the decryption keys are also secured.

Fig. 16 shows the block diagram of a structure for loading and reading back configuration memory. In one embodiment, configuration logic 29 prevents readback when two conditions are present: (1) the security status line on data bus 26 (see Figs. 3 and 10) indicates that the keys are in a secure mode, and (2)

configuration logic 29 has responded to op codes in a configuration bitstream that 1

indicate the bitstream is encrypted. So if either the keys are not secured or the 2

bitstream is not encrypted, readback can be enabled. In other embodiments, 3

different conditions control whether readback can be enabled. 4

When configuration logic 29 receives in the bitstream a header indicating 5 that readback is to be performed, it sends on line 107 the frame address stored in 6 its frame address register, which is decoded by address decoder 110 to select the 7 addressed line of bus 109. Next, word line enable signal on line 108 is asserted, 8 which asserts the selected word line of bus 109 to allow memory cells addressed 9 by the selected word line to place their values on the n data lines 102 (n is the 10 frame length and is stored in configuration logic 29). Configuration logic 29 then 11 asserts the Load signal on line 104 to load the frame of data (in parallel) into data 12 shift register 101. Next, configuration logic 29 asserts the shift signal on line 105 to 13 cause data shift register 101 to shift out the frame of data in 32-bit words on bus 14 103 to the frame data output register (see Fig. 4d) and from there to an outgoing 15 bitstream on configuration access port 21 (Fig. 3).

If decryption is indicated in the bitstream, configuration logic 29 sets internal flags to indicate this. If these flags are set and key memory 23 is in secure mode as indicated by the security status signal on bus 26, then configuration logic 29 responds to a readback command in the bitstream by keeping the word line enable signal on line 108 inactive and by keeping the load and shift signals on lines 104 and 105 inactive to prevent readback. However, if key memory 23 is not in secure mode, even though the design may be encrypted, readback is allowed so that testing and debugging are possible.

25 26

27

28

29

30

16

17

18

19

20

21

22

23

24

Partial Reconfiguration Attack and Prevention

Some FPGAs allow partial reconfiguration of the FPGA or allow different parts of a design to be loaded into different parts of the FPGA using separate starting addresses and separate write instructions. An attacker might attempt to learn the design by partially reconfiguring the design to read contents of a block

- RAM or flip flops directly to output ports or by adding a section to an existing
- 2 design to read out information that can be used to learn the design. For example,
- 3 the attacker might partially reconfigure the PLD with an unencrypted design
- 4 whose only purpose is to extract information about the encrypted design. Such a
- 5 Trojan Horse design could be loaded into the PLD with another bitstream or
- 6 attached to an existing encrypted bitstream. If the attacker was interested in
- 7 learning a state machine design loaded into block RAM of an FPGA, for example,
- 8 the Trojan Horse design could include logic to cycle through the addresses of the
- 9 block RAM and send the block RAM data contents to package pins.

In order to prevent an attacker from making such changes, if the original design is encrypted, configuration logic 29 disallows partial reconfiguration once configuration with decryption is started. Configuration logic 29 disallows a further write instruction once a header with the decryption op code has been processed. Also, configuration logic 29 disallows configuration with decryption once configuration without encryption has been done. Configuration logic 29 accomplishes these restrictions by ignoring headers that write to configuration memory after a decrypt instruction has been received and ignoring headers that have a decrypt command if an unencrypted portion of a design has been loaded. Thus, if any op code indicates that writing with decryption is being used, the PLD

21

22

20

10

11

12

13

14

15

16

17

18

19

Additional Embodiments

will accept only a single write instruction.

- 23 The above description of the drawings gives detail on a few embodiments.
- 24 However, many additional embodiments are also possible. For example, instead
- of the cipher block chaining algorithm discussed above, one can use an encryption
- 26 method called cipher feedback mode in which data can be encrypted in units
- 27 smaller than the block size, for example one 8-bit byte at a time. This cipher-
- 28 feedback mode is described by Schneier, ibid, at pages 200-203.
- In yet another embodiment, if encryption is used, all bitstreams must be loaded starting at address 0. One implementation of this embodiment replaces

any address loaded into the starting frame address register FAR (Fig. 6) with address 0 when an op code specifying encryption is received.

In still another embodiment, the starting address and the design data are both encrypted. In this embodiment, it is possible to load several segments of encrypted design data starting at different frame addresses, just as is possible with unencrypted design data.

In another embodiment, the key data stored in a key memory such as key memory 23 specifies the number of keys that will follow. In a variation on this embodiment, the key data also specify the number of keys that precede the key. If an attacker gives a key address other than the first key address intended by the designer, the configuration may be aborted. Additionally, encryption will proceed until the number of keys specified within the keys have been used.

In another embodiment, instead of allowing keys to be read back when the key memory is in a non-secure mode, the keys include parity bits or CRC check bits, and only these bits can be read back for verification that the key or keys were loaded correctly. This embodiment allows keys known to one designer to be kept secret from another designer, and is useful when the PLD is to be used at different times for loading different designs.

Regarding the CRC checksum calculation discussed above, embodiments can be provided in which the CRC checksum is calculated either before or after a design is encrypted. Of course, if the checksum added to the bitstream is calculated before the design data is encrypted, then a corresponding checksum must be calculated within the PLD on the design data after it has been decrypted. Likewise, if the checksum added to the bitstream is calculated after the design data has been encrypted, then the PLD must calculate the corresponding checksum on the received bitstream before the design data have been decrypted.

A further note regarding the process of loading the decryption keys, when the process illustrated in Fig. 8 is used, it is not necessary to use a device programmer for loading decryption keys. The keys may simply be loaded as part of the board test procedure.

It is also possible to use the structures and methods described above for 1 programming more than one PLD. It is well known to use a single bitstream for 2 programming more than one PLD or FPGA, either by arranging several devices in 3 a daisy chain and passing the bitstream through the devices in series or 4 addressing the devices in series. It is possible to arrange several PLDs in such an 5 arrangement when one or more of the devices is to receive encrypted design data. 6 As yet another embodiment, although one embodiment was described in 7 which only a single address could be specified for a bitstream having encrypted 8 design data, in another embodiment, several addresses, preferably encrypted, can 9 be specified for loading separate portions of a design. Further, these separate 10 portions may use the same encryption key or keys, or the separate portions may 11 use different encryption keys or different sets of keys. 12 Variations that have become obvious from the above description are 13 intended to be included in the scope of the invention. 14

1	<u>CLAIMS</u>
2	

1. A PLD with decryption and structure for preventing design relocation 3

comprising: 4

a decryptor for decrypting an encrypted bitstream; 5

an address indicator for indicating an address into which configuration 6

data will be loaded; and 7

a decryption algorithm implemented by the decryptor, wherein the 8 9

decryption algorithm uses data from the address indicator for

decrypting the encrypted bitstream. 10

11

- 2. The PLD of Claim 1 wherein the address indicator is an initial address 12
- indicator. 13

14

- 3. The PLD of Claim 2 wherein the initial address indicator is a frame address for 15
- indicating a starting frame of the PLD into which configuration data will be 16
- loaded. 17

18

- 4. The PLD of Claim 1 wherein the decryption algorithm comprises the DES 19
- algorithm. 20

21

- 5. The PLD of Claim 4 wherein the DES algorithm includes a cipher block 22
- chaining algorithm and the address indicator is placed into a starter value of the 23
- cipher block chaining algorithm. 24

25

- 6. The PLD of Claim 4 wherein the DES algorithm includes a cipher feedback 26
- mode algorithm and the address indicator is placed into a starter value of the 27
- cipher block chaining algorithm 28

29

7. The PLD of Claim 1 wherein the address indicator specifies a constant value. 30

- 8. The PLD of Claim 1 wherein the address indicator is loaded with a value in the
- 2 bitstream.

3

4 9. The PLD of Claim 8 wherein the value in the bitstream is encrypted.

5

6 10. The PLD of Claim 8 wherein the value in the bitstream is not encrypted.

PROGRAMMABLE LOGIC DEVICE WITH DECRYPTION AND STRUCTURE FOR PREVENTING DESIGN RELOCATION
Stephen M. Trimberger Raymond C. Pang Walter N. Sze Jennifer Wong
,

It is sometimes desirable to protect a design used in a PLD from being copied. According to the present invention, the design is encrypted, then loaded into a PLD, then decrypted, and then loaded into the configuration memory of the PLD. An attacker could relocate the design to a visible part of the PLD and learn the design. The present invention prevents design relocation by attaching address information to the encryption key or by encrypting an address where the design is to be loaded as well as encrypting the design itself. Thus, if an attacker tries to load the design into a different part of the PLD, the encrypted design will not decrypt properly.




Fig. 1


Header A				
Data A				
Header B				
Data 1B				
Data 2B				
Data 3B				
Data 4B				
Header C				
Data 1C				
:				

Bitstream header Config. Logic Reg. address	Config. Logic Register data contents
0000	Cyclic Redundancy Check (CRC) Frame Address
0010	Frame Data Input Frame Data Output
0100	Command Control
0111	Status Daisy Chain Output
1000	Configuration Option Reserved
1010	Frame Length
1100	Reserved Reserved
1110 1111	Reserved Reserved

Fig. 2a PRIOR ART

Fig. 2d PRIOR ART

32-bit Command Header Format 1



32-bit Command Header Format 1

Format Op Type code													W	orc	1 C	ou	nt						
0 0 1 00													0	0	0	0	0	0	0	0	0	0	0
1H 1 F 12																							

32-bit Command Header Format 2

Format Op Type code				W	orc	l C	oui	nt					
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$													

27 bits, counts 2.68 million words or 10 megabytes

Fig. 2c PRIOR ART




Fig. 3


Header A					
Data A					
Header B					
Data B					
Header C					
Data C					
Header D					
Data 1D					
Data 2D					
Data 3D					
////:///					

Bitstream header Config. Logic Reg. address	Config. Logic Register data contents
0000	Cyclic Redundancy Check (CRC)
0001	Frame Address Frame Data Input
0011	Frame Data Output Command
0110	Control Status
1000	Daisy Chain Output Configuration Option
1010	Reserved
1011	Frame Length Cipher block chaining(CBC) starter
1101	Initial key address Reserved
1111	Reserved

Fig. 4a

Fig. 4d

32-bit Command Header Format 1



32-bit Command Header Format 1

Format Op	Config. Logic Register Address	Word Count
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		

32-bit Command Header Format 2




Fig. 4c

27 bits, counts 2.68 million words or 10 megabytes

UNENCRYPTED VERSION


```
Sync word 1010101010100110010101010101100110
 RCRC command 0000000000000000000000000000111
 Type 1 write 1 words to FLR 001100000000001011000000000001
          Type 1 write 1 words to COR 0011000000000001001000000000001
          data word 0 000000000000011111111111000001
                0011000000000011100000000000001
 Type 1 write 1 words to ID
          data word 0 0000000100000001000000010010011
 Type 1 write 1 words to MASK 001100000000000110000000000001
          Type 1 write 1 words to CMD 00110000000000001000000000000001
        Type 1 write 1 words to FAR 001100000000000000100000000001
          Type 2 write 10530 words to FDRI 010100000000000001010010010010
          data word 3 0000100000000011111111111111100
        data word 10527 000000000100000000000000000001
        Auto CRC word 00000000000000000110111000010001
  Type 1 write 1 words to CMD 0011000000000000100000000000001
         LFRM command 00000000000000000000000000000011
         Type 1 write 1 words to COR 0011000000000001001000000000001
          data word 0 000000010000010000001111111000001
  Type 1 write 1 words to CTL 001100000000000101000000000001
          Type 1 write 1 words to CMD 0011000000000000100000000000001
        data word 0 0000000000000000010100100110010
  DESYNCH command 0000000000000000000000000001101
```


Fig. 5a


ENCRYPTED VERSION

```
Sync word 1010101010100110010101010101100110
  Type 1 write 1 words to CMD
                     0011000000000001000000000000001
            RCRC command 00000000000000000000000000000111
  Type 1 write 1 words to FLR 001100000000001011000000000001
             data word 0 0000000000000000000000000000011001
  Type 1 write 1 words to COR 001100000000001001000000000001
             data word 0 000000000000011111111111000001
                     0011000000000011100000000000001
  Type 1 write 1 words to ID
             data word 0 0000000100000001000000010010011
  Type 1 write 1 words to MASK 001100000000000110000000000001
             00110000000000001000000000000001
  Type 1 write 1 words to CMD
            Type 1 write 1 word to KEY ADDR 0011000000000011000000000000001
             Type 1 write 2 words to CBC 001100000000001101000000000010
             data word 0 10010000101010111100110111101111
             data word 1 00010010001101000101011001111000
Type 2 dec 10530 words to FDRI 010110000000000001010010010010
             data word 0 00010101110110110011001011001000
             data word 1 111000001110001101111111101100111
             data word 2 10101010011111011110001100110011
             data word 3 01100001101011100001011010110100
           data word 10526 010110011011111011000101010101010
           data word 10527 00101001010111111101011110110000
           data word 10528 11000000001010100110011000101010
           data word 10529 01111111110010000001100011100010
            Auto CRC word 00000000000000001011111011001010
  LFRM command 0000000000000000000000000000011
             Type 1 write 1 words to COR 001100000000001001000000000001
             data word 0 000000000000011111111111000001
  Type 1 write 1 words to CMD 0011000000000000100000000000001
            Type 1 write 1 words to CTL 001100000000000101000000000001
             Type 1 write 1 words to CMD 0011000000000000100000000000001
          Type 1 write 1 words to CRC
              data word 0 0000000000000000001010111001111
                      001100000000000010000000000000001
  Type 1 write 1 words to CMD
           DESYNCH command 0000000000000000000000000001101
```

Fig. 5b










Fig. 8






Fig. 9










Fig. 12








Fig. 15




Fig. 16

DECLARATION FOR PATENT APPLICATION

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below adjacent to my name.

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of subject matter (process, machine, manufacture, or composition of matter, or an improvement thereof) that is disclosed and/or claimed and for which a patent is solicited by way of the application entitled

PROGRAMMABLE LOGIC DEVICE WITH DECRYPTION AND STRUCTURE FOR PREVENTING DESIGN RELOCATION

which ((check)			
[X] [] []	is attached hereto. and is amended by the Prewas filed on and was amended on	as	Application Serial No	<u>.</u>
I hereb	by state that I have reviewed ing the claims, including po	d and understand the ortions amended by	e contents of the above identi any amendment referred to a	fied application, bove.
I ackno	owledge the duty to disclos ordance with Title 37, Code	e information which of Federal Regulatio	is material to the examinations, \S 1.56(a).	n of this application
application for application ap			United States Code, § 119 of a below and have also identific having a filing date before that	
Prior I	Foreign Application(s)			Priority Claimed
======================================		(Country)	(Day/Month/Year Filed)	Yes No
	Number)	(Country)	(Day/Month/Year Filed)	Yes No
	Number)	, , , , , , , , , , , , , , , , , , , ,		
I here	by claim the benefit under below	35 U.S.C. § 119(e) of	any United States provisiona	I application(s)
(A _I	oplication Number(s))	(Filing Date	(MM/DD/YYYY))	
listed States I ackn	below and, insofar as any sapplication in the manner	subject matter of this provided by the first se material informat between the filing d	es Code, § 120 of any United S application is not disclosed i t paragraph of Title 35, United ion as defined in Title 37, Cod ate of the prior application(s)	d States Code, § 112 de of Federal Regu-
(App	olication Serial No.)	(Filing Date)	(Status-patented, pen	ding, abandoned)
(App	olication Serial No.)	(Filing Date)	(Status-patented, per	iding, abandoned)

I hereby appoint the following attorney(s) and/or agent(s) to prosecute this application and to transact all business in the United States Patent and Trademark Office connected herewith:

Keith A. Chanroo (36,480), Edel M. Young (32,451), Lois D. Cartier (40,941), and H. C. Chan (35,477) all located at Xilinx, Inc., 2100 Logic Drive, San Jose, California 95124.

Address all telephone calls to:

Edel M. Young

at Telephone No. (408) 879-4969

Address all correspondence to:

Edel M. Young Xilinx, Inc. 2100 Logic Drive

San Jose, California 95124

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Title 18, United States Code, § 1001 and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Full name of sole or first inventor Stephen M. Trimberger	
Inventor's signature Att M. Inliga	Date
Residence 1261 Chateau Drive, San Jose, CA 95120	Citizenship United States
Post Office Address 1261 Chateau Drive, San Jose, CA 95120	
Full name second inventor Raymond C. Pang	
Inventor's signature Aug C. P	Date
Residence 1138 Falcon Ridge Court, San Jose, CA 95120	Citizenship United States
Post Office Address 1138 Falcon Ridge Court, San Jose, CA 9512	0
Full name third inventor Walter N. Sze	
	Date
Residence 20439 Kirkmont Drive, Saratoga, CA 95070	Citizenship United States
Post Office Address 20439 Kirkmont Drive, Saratoga, CA 95070	
Full name fourth inventor Jennifer Wong	
<u> </u>	Date
Inventor's signature from Way, Fremont, CA 94539	Citizenship United States
	Chizenship Office offices
Post Office Address 40565 Encanto Way, Fremont, CA 94539	

EMY:mom